Efficient Modelling and Synthesis of Data Intensive Reconfigurable Systems
نویسنده
چکیده
Digital systems are integrated in our environment and have become a natural part of our every day life. As we rely more on these systems our expectations on them increase. We expect them to perform new tasks, communicate and cooperate. The complexity of these systems is increasing. The increasing complexity and the requirement for flexibility, which allows the system to adapt and evolve over time, make them difficult to design and realise using existing techniques and tools. This thesis addresses different problems in the design process of flexible digital systems. We present our computational model Image Processing-Data FlowGraph (IP-DFG), a computational model tailored for modelling and implementation of image processing algorithms. IP-DFG is based on Data Flow Graphs (DFGs), which have been extended with hierarchy and explicit support for loops. This allows for a natural representation of image processing tasks. The computational model IP-DFG has been integrated into our runtime system IPAPI. IPAPI manages the execution of all image processing related tasks in our Unmanned Aerial Vehicle (UAV) in the WITAS project. Combining a Java implementation of IPAPI and a library of highly optimised implementations of a few key IP-DFG nodes give high flexibility and sufficient performance. The flexibility greatly simplified the process of migrating the functionality from a simulated system on desktop computers to the on-board system of the UAV. Hardware acceleration has successfully been used to increase the performance in many applications. We discuss different trade-offs during the design process of hardware accelerated systems and present our hardware software interface. We also suggest a design flow for rapid prototyping for System on Programmable Chip (SoPC). One part of the design flow is automatic hardware compilation from Java. Our hardware compiler takes a new approach to hardware compilation. The source code is partitioned based on its behaviour and characteristics. Each
منابع مشابه
Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey
Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...
متن کاملData path Configuration Time Reduction for Run-time Reconfigurable Systems
The FPGA (re)configuration is a time-consuming process and a bottleneck in FPGA-based Run-Time Reconfigurable (RTR) systems. In this paper, we present a High Level Synthesis (HLS) method, based on the data path merging technique to amortize the hardware configuration time in RTR systems. It merges the Data Flow Graphs (DFGs) of two or more computational intensive parts of the application and ma...
متن کاملSwitching fuzzy modelling and control scheme using T-S fuzzy systems with nonlinear consequent parts
This paper extends the idea of switching T-S fuzzy systems with linear consequent parts to nonlinear ones. Each nonlinear subsystem is exactly represented by a T-S fuzzy system with Lure’ type consequent parts, which allows to model and control wider classes of switching systems and also reduce the computation burden of control synthesis. With the use of a switching fuzzy Lyapunov function, the...
متن کاملOsss+r: Simulation and Synthesis of Self-adaptive Systems
We present the modelling of (self-)adaptive systems with the OSSS+R library, which is based on SystemC. Additionally, an FPGA-based reconfigurable demonstrator shows first syn-
متن کاملOptimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware
Window operations which are computationally intensive and data intensive are frequently used in image compression, pattern recognition and digital signal processing. The efficiency of memory accessing often dominates the overall computation performance, and the problem becomes increasingly crucial in reconfigurable systems. The challenge is to intelligently exploit data reuse on the reconfigura...
متن کاملMorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications
ÐThis paper introduces MorphoSys, a reconfigurable computing system developed to investigate the effectiveness of combining reconfigurable hardware with general-purpose processors for word-level, computation-intensive applications. MorphoSys is a coarse-grain, integrated, and reconfigurable system-on-chip, targeted at high-throughput and data-parallel applications. It is comprised of a reconfig...
متن کامل